

EV10AS940-FMC-EVM GUI User Manual

ML2.0 - Limited release. Can be shared without NDA. This document is not allowed for release into the public domain. Copyright Teledyne e2v.

If you require any support, please contact your local FAE, or send an email to our hotline at <u>GRE-HOTLINE-BDC@Teledyne.com</u>



Table of contents

1	R	EVISION HISTORY	3
2	R	ELATED DOCUMENTATION	4
3	Р	JRPOSE AND PREREQUISITES	5
4	В	DARD CONNECTION	6
5	C	OCK CONFIGURATION	7
	5.1	EXTERNAL CLOCK	7
	5.2	INTERNAL CLOCK (ON BOARD PLL)	8
	5.3	COHERENT FREQUENCY CALCULATION :	8
	5.4	Synchronize High Speed Serial Links (HSSL)	9
6	C	ALIBRATION	10
7	R	EAL MODE ACQUISITION	2
	7.1	LAUNCH AN ACQUISITION	12
	7.2	Export data	13
	7.3	Performances	13
8	т	EMPERATURE MONITORING	15
9	C	OMPLEX MODE CONFIGURATION	16
	9.1	DDC CONFIGURATION	16
	9.2	NCO/PA SETTINGS	17
	9.3	FAST FREQUENCY HOPING	17
	9.	3.1 IOs commands	.8
	9.	3.2 NCO/PA Settings in use	9
	9.	3.3 Spectrum overview	9
	9.4	BEAMFORMING	20
	9.5	IQ DISPLAY AND ACQUISITION	!1
1	0	DEBUG WINDOW	23
1	1	ADVANCED SETTINGS	24
1	2	QUICK STARTUP	25
1	3	WINDOWS OVERVIEW	27
1	4	TROUBLESHOOTING	28

Whilst Teledyne e2v Semiconductors SAS has taken care to ensure the accuracy of the information contained herein it accepts no responsibility for the consequences of any use thereof and also reserves the right to change the specification of goods without notice. Teledyne e2v Semiconductors SAS accepts no liability beyond the set out in its standard conditions of sale in respect of infringement of third-party patents arising from the use of the devices in accordance with information contained herein.



1 Revision History

Issue	Date	Comments
0.9.0	October 2023	First version for selected customers
0.9.1	December 2023	Version for GUI 1.1.14
0.9.2	December 2023	Version for GUI 1.1.15 and layout
0.9.3	January 2024	Various updates
0.9.4	January 2024	Version for GUI 1.1.16
0.9.5	January 2024	Minor updates
0.9.6	January 2024	First version for GUI 1.2.0
0.9.7	March 2024	First version for GUI 1.2.6
0.9.8	March 2024	First version for GUI 1.2.7



2 Related Documentation

Table 1: Related Documentation

Document type	Number & Issue	Comments
Broliminary datashast	DC 60C 221007(D)	https://semiconductors.teledyneimaging.com/en/products/data-
Freinninary datasneet	D3 003 221907(D)	converters/ev10as940/
User Guide Hardware		
Digital features		
description		



3 **Purpose and prerequisites**



The goal of this document is to describe the use of the GUI to control the EV10AS940-FMC-EVM:

Additional information on the hardware can be found in the EV10AS940-FMC-EVM user manual.

It is required to first install a few dependencies before starting the GUI:

- NI LabVIEW 2020 SP1 RunTime (<u>LabVIEW Runtime Download NI</u>)
- NI VISA driver (NI-VISA Download NI) (NI-VISA and LabVIEW Version Compatibility NI)
- STM32 microcontroller driver (<u>STSW-STM32102 STM32 Virtual COM Port Driver STMicroelectronics</u>)



4 Board connection

Once the hardware has been correctly set up and the GUI launched, the main GUI window will be displayed. The first step is then to establish the connection with the board trough the connect icon displayed below in the red square:



Once the connection is performed, the icon turns green. (If it stays red, check the USB connection to the board and the supply of the board. For additional tests, check the section "Troubleshooting").

It is now possible to open the DUT control window with the icon highlighted below:



Check whether the DUT, FPGA and μ C ID's visible in the bottom left part are different from 0x0000 to confirm that corresponding registers could be read successfully by SPI.

5 Clock configuration

On the left part of the DUT control window, it is possible to configure the clock, that can be either supplied by the onboard PLL (TI LMX2594) or from an external generator:

TELEDYNE e2v Semiconductors

clock (Hz)	Sync Clocks
LL_Frequency 12.8GHz	clockSource
PLL_I	Reference al (100 MHz)

<u>Current limitation</u>: the board cannot operate for a Fclock frequency in the 7.4 to 7.9 GHz range. This limitation will be removed in a future revision of the software.

5.1 External clock



With the external configuration, it is required to enter the used clock frequency with the "Fclock (Hz)" control:





5.2 Internal clock (on board PLL)



In this configuration, the clock frequency can be selected amongst a list available in the "PLL_Frequency" control. In the GUI folder, a directory contains .txt files used to program the PLL for each available frequency. If other frequencies are required, please contact the Hotline to get new files.

The PLL reference can bet set to internal or external. In this last case, a 10 MHz signal must be supplied and the LED23 should turn on to validate that the external reference has been considered.



5.3 <u>Coherent frequency calculation :</u>

On the right part of the window, a tool can be used to calculate the coherent frequency, computed from a desired input frequency Fin(Hz), the clock frequency and the number of samples required (Nsamples):



The folded coherent frequency in the first Nyquist zone is also displayed (Fold_Fin (Hz)).

5.4 Synchronize High Speed Serial Links (HSSL)

Once the clock has been configured, the next step is to synchronize the HSSLs used to transfer the data. This procedure is performed via the same DUT control window.

TELEDYNE C2V Semiconductors

The recommended option to synchronize the HSSL is to click on the "Init sequence" button. It will perform consecutively the below steps (i.e., reset, sync clock and sync) :

Connection status Board 🔗 connected 🤎	Fclock (Hz)	Sync Clocks				
IDs	PLL_Frequency	clockSource				
DUT_ID: 0x0B14, SN: 0x0000 FPGA_ID: 0x4B52, Ver.: 0x0F30 µC_fmw: 0xC208, ver.: 0x000B, rev: 0x0537, cksum.: 0x510A board_ID: 0x0A0D	PLL_Re	(100 MHz)				

In addition, it will also set the ADC to its optimal settings i.e., TDA = 2 (see section 11) and activate the Background calibration.

The other option is to all steps separately :

First click on "Reset" to set the DUT in its default configuration :

	DDC	Calibration	Advanced		Ø REFRESH
6		-	FI	g A	Data ready
U R	ESET	Ce 2	(NC	Clear	SL 0 _ SL 1 _ SL 2 _ SL 3 _
			- F	Clear	SL 8 A SL 9 A SL 10 A

 Click on "Sync Clock" to clock the FPGA transceivers with the ADC SSO frequency (slow clock synchronous with the master clock). If successful, the qpll0 or qpll1 indicators should turn to the "Locked" state :

Connection status Board 🔗 connected 🤎	Fclock (Hz)	Sync Clocks			
IDs	PLL_Frequency	clockSource			
DUT_ID: 0x0B14, SN: 0x0000 FPGA_ID: 0x4B52, Ver.: 0x0F30 µC_fmw: 0xC208, ver.: 0x0008, rev: 0x0537_cksum: 0x510A	PLL_R	eference (100 MHz)	-	qpli0 🏋 Locked qpli1 🎌 Un	nlocked
board_ID: 0x0A0D	🤔 Init see	uence 00			

 Click on "Sync" to launch the ESIStream synchronization protocol. The "Data ready" indicators turn green to validate a correct synchronization of each HSSL, seen by the FPGA :



The Flags A and B LED turn red if the SYNC signal distributed internally is too close to a master clock edge. (If a LED is red, it is not an issue for a single device but may be problematic for multi devices synchronization and both LED must be green in this case).



6 Calibration

To modify the calibration settings, click on the "calibration" icon on the DUT control window:



On this window, it is possible:

- To enable/disable Local Factory, Global Factory and Background calibrations,
- To modify the local and global coefficients values
- To modify the value of µ coefficient.

 μ is used for the Background calibration and corresponds to the gain and offset step of the algorithm. It is recommended to set it to x00 (corresponding to the fastest calibration convergence). Please refer to the datasheet for additional information about the different calibrations.

If you activate the calibration, click on "Refresh" to see the total correction values:

Total GAIN correction											Tot	al OFFSE	T correc	tion		
Core0	2.612	2.612	-2.954	-1.099	-1.465	-1.782	2.148	2.808	0.317	6.226	-0.83	0.024	0.122	0.098	-0.391	0.12
Core8	0.684	1.636	0.537	3.491	0.928	4.761	-0.781	0.171	0.244	0.195	-1.074	0.049	0.513	0.024	-1.562	-0.53
Core16	-1.025	-2.246	-2.222	-2.222 -0.732 4.199 -2.124 -1.367 -0.317	0.366	0.415	0.049	-0.122	0.757	0.269	0.146	-0.51				
Core24	-0.635	-1.392	-1.367	-3.54	-0.073	-0.757	0.903	-1.831	0.635	0.635	0.415	-0.439	0.903	0.269	0.024	-0.09
l						٨							verage	0.22		

The total values should not be too close from their limits (\pm 6.25).

(Note: the "Init sequence" button mentioned previously activates the Background calibration but does not refresh the calibration choice view showing which type of calibration is active)



To use the Local Factory calibration with coefficients from the Background calibration, click on the "Background to LC0" button :

Background to LCO 🜉

This button put the background coefficients of a core in the LC0 (Local Coefficient 0) of the same core (in the picture below, it is shown for the gain but it also applies to the offset) :

Background cal steps (2^-x)						Total GAIN correction						۲	Total OFFSET correction								
impl	Background	Ba	ckground to LCO		Offset 11	-	alues	Core0	2.344	2.344 -3.174	-1.416 -1	1.66 -2.14	B 1.172 1	2.539	0.586	0.293	-0.488 0.2	93 0.39	0.439	-0.488	0.391
	Local factory			0	Gain 7	© Refres	sh >	Core8	0.586	1.367 0.146	3.223 0.	684 4.395	-0.977 -	0.098	0.537	0.586	-0.781 0.3	91 0.78	81 0.342	-1.172	-0.293
÷.	Global factory	Calcula	te LCU from data	e L		•		Core16	-1.172	-2.49 -2.539	-1.074 4.	004 -2.34	4 -1.611 -	0.586	0.635	0.732	0.391 0.1	46 1.07	4 0.635	0.439	-0.146
Ac					Register value 00	•	Plot	Core24	-0.879	-1.514 -1.66	-3.809 -0	.488 -1.07	4 0.732	-2.1	0.977	0.977	0.732 -0.	95 1.2	7 0.537	0.391	0.293
Local coefficients	Global coefficients							Average	-0.29						Average	0.334					
GAIN OFFSET																					
	GAIN																				
Core 0		Core 1		Core 2		Core 3		Core 4			Core 5			Core 6	6		C	ore 7			
	LC1 0.0000	ι – ι	C1 0.0000		LC1 0.0000	LC1	0.0000		LC1	0.0000		LC1	0.0000		ı	C1 0.0	000		LC1	0.0000	
-6.252	5 0 25 5625	-6.25 -2.5	0 25 5625	-6.25 -2.5	0 25 5625	-6.25 -2.5 0	25 5625	-6.25	-25	25 562	-6.25	-25	25 56	25 -6 25	.25	25	5625	25	25 0	25	1625
-0.25 -2.	LC0 2.3437	L	C0 2.3437	-0.25 -2.5	LC0 -3.1738	LCO	-1.4160	-0.23	LCO	-1.6602	-0.25	LCO	-2.1484		-2.5 L	C0 1.1	719		LCO	2.5391	
																					1111
-6.25 -2.	5 0 2.5 56.25	-0.25 -2.5	0 2.5 56.25	-6.25 -2.5	0 2.5 56.25	-6.25 -2.5 0	2.5 5 6.25	-6.25	-2.5 0	2.5 5 6.2	-0.25	-2.5 0	2.5 56	.25 -6.25	-2.5	0 2.5	5 6.25 -0	-25 -	-2.5 0	2.5	5 6.25
core o	LC1 0.0000	L	C1 0.0000	core to	LC1 0.0000	LC1	0.0000	core 12	LC1	0.0000	core 15	LC1	0.0000	Core	" L	C1 0.0		Je 15	LC1	0.0000	
									Ų			Ţ							Ų		
-6.25 -2.5	5 0 2.5 56.25	-6.25 -2.5	0 2.5 56.25	-6.25 -2.5	0 2.5 56.25	-6.25 -2.5 0	2.5 5 6.25	-6.25	-2.5 0	2.5 56.2	-6.25	-2.5 0	2.5 56	25 -6.25	-2.5	0 2.5	5 6.25 -6	.25	2.5 0	2.5	5 6.25
	0.5859		CU 1.3072 -		LCU 0.1465	100	3.2221		100	0.0830		LCU	4.3945			-0.9	9700 ¥			-0.0977	
-6.25 -2.	5 0 2.5 5 6.25	-6.25 -2.5	0 2.5 5 6.25	-6.25 -2.5	0 2.5 5 6.25	-6.25 -2.5 0	2.5 5 6.25	-6.25	-2.5 0	2.5 56.2	-6.25	-2.5 0	2.5 56	25 -6.25	-2.5	0 2.5	5 6.25 -6	.25	2.5 0	2.5	5 6.25
Core 16		Core 17		Core 18		Core 19		Core 20			Core 21			Core 2	2		C	ore 23			
	LC1 0.0000	L	C1 0.0000		LC1 0.0000	LC1	0.0000		LC1	0.0000		LC1	0.0000		L	C1 0.0	000		LC1	0.0000	
-6.25 -2.	5 0 2.5 5 6.25	-6.25 -2.5	0 2.5 5 6.25	-6.25 -2.5	0 2.5 5 6.25	-6.25 -2.5 0	2.5 5 6.25	-6.25	-2.5 0	2.5 56.2	-6.25	-2.5 0	2.5 56	25 -6.25	-2.5	0 2.5	5 6.25 -6	.25	2.5 0	2.5	5 6.25
	LC0 -1.1719	L	CO -2.4902		LC0 -2.5391	LCO	-1.0742		LCO	4.0039		LC0	-2.3437		L	C0 -1.6	5113 📮		LC0	-0.5859	
-6.25 -2	5 0 25 5625	-625 -2.5	0 25 5625	-625 -2.5	0 25 5625	-6.25 -2.5 0	2.5 5625	-6.25	-2.5 0	2.5 562	-6.25	-2.5 0	2.5 5.6	25 -6 25	-2.5	0 2.5	5625 -	25	2.5 0	2.5	5625
Core 24	5 6 215 50125	Core 25		Core 26	0 215 50125	Core 27		Core 28	210 0		Core 29		2.5 50	Core 3	:0		C	ore 31		212	
	LC1 0.0000	ι – ι	C1 0.0000		LC1 0.0000	LC1	0.0000		LC1	0.0000		LC1	0.0000		i	C1 0.0	000		LCI	0.0000	-
		6.25 D.5						6.25	·							1		25			1234
-0.25 -2.	LC0 -0.8789	-0.25 -2.5	C0 -1.5137	-0.25 -2.5	LC0 -1.6602	-0.25 -2.5 0 LCO	-3.8086	-0.23	-2.5 0 LCO	-0.4883	-0.25	-2.5 0 LCO	-1.0742	-0.25	-2.5 L	CO 0.7	324	.20 .	-2.5 0 LCO	-2.0996	50.25
									Į.												
-6.25 -2.	5 0 2.5 56.25	-6.25 -2.5	0 2.5 5 6.25	-6.25 -2.5	0 2.5 56.25	-6.25 -2.5 0	2.5 5 6.25	-6.25	-2.5 0	2.5 5 6.2	-6.25	-2.5 0	2.5 56	.25 -6.25	-2.5	0 2.5	5 6.25 -6	.25	2.5 0	2.5	5 6.25

Slight differences can happen between the values due to rounding effect.



7 Real mode acquisition

7.1 Launch an acquisition

To acquire the data in real mode and calculate its associated performances, click on the "acquisition" button on the main screen :



Click on "Continuous" (perform acquisitions until you click again on the button) or "Single" (one acquisition only) buttons in order to see the samples (top left), the histogram (top right) and the spectrum (bottom) (if you choose continuous acquisition, click on "Stop" or click again on "Continuous"). The acquisition depends on the Nsamples chosen in the DUT control screen :



If the input Fin is not coherent, you can use the "Windowing" control to apply a window to the FFT (no windowing by default):



At the top-right, you can select the curve you want to display between Histogram (chosen by default), INL or DNL :





7.2 Export data

Click on the "Export to Excel" button to export data in an Excel file :



Three sheets are created:

- Samples (which contains the time in ns and the codes of the acquired data)
- Performances (which contains data of the spectrum : SFDR, SNR, ...)
- Setup (which contains Fin and Fclk chosen in GHz, the number of samples chosen and the date where the measurement has been done)

If you prefer, you can export data in other formats by clicking on the "Export to ..." button :

Export to

Clicking on this button will open your repositories for saving the file. Put the format you want in the name of the file (for example, name the file "data.txt" for a text file, or "data.csv" for a csv file).

7.3 Performances

Below are described the calculated performances definitions:

- SFSR (Signal Full Scale Range) (dBFS) : Power of the fundamental (highest FFT bin)
- HSL (Highest Spur Level) (dBFS) : full scale power of the highest spur (second highest FFT bin, with the condition of having a coherent frequency together with a moderate jitter and number of samples combination so that the Fin occupies a single FFT bin)
- **THD** (Total Harmonic Distortion) (dBc) : power of the 10 first harmonics

EV10AS940-FMC-EVM GUI User Manual



- TILD (Total InterLeaving Distortion) (dBc) : power of the interleaving spurs, appearing from the individual core gain and offset mismatches. The spurs are located at Fc/n +-Fin frequencies, n being a power of 2 (up to 32)
 TD (Total Distortion) (dBc) : power of all the distortion, harmonics + interleaving: TD = THD + TILD
- SNR (Signal to Noise Ratio) : power of the noise (power of all the spurs on the spectrum once the harmonics and interleaving spurs are removed)
- SINAD (Signal to Noise And Distortion ratio) (dBc) : power of the noise and the distortion: SINAD = SNR + TD
- ENOB (Effective Number Of Bits) (dBc) : computed from the SINAD to express an equivalent resolution in bits: ENOB = (SINAD -1.76)/6.02



8 Temperature monitoring

To monitor the temperature measured by the diode and by the internal sensor, click on the "Temp" button in the main screen:



The temperatures measured by the diode and by the internal sensor are displayed (if the "Enable" checkbox is ticked for the sensor). It is recommended to set the averaging of the internal sensor to 16 to smooth the curve.

The internal sensor uses a coefficient to compute the temperature, written in a dedicated register. This coefficient default value is set to 0xCCE4 in the GUI (determined from an averaging on several parts) and may then be optimized with the part in use on the current board to better match the diode temperature.

Additionally, the "Refresh Rate (s)" at 5 seconds by default can be modified if necessary and it is possible to choose the curves to display by clicking on the corresponding checkbox.



9 Complex mode configuration

To configure and use the digital features, click on the DDC button on the DUT control window:



9.1 DDC configuration

On the top part of the window, the DDC configuration section allows setting the ADC in its various complex modes:

- Type and number of channels (1 coarse or from 1 to 4 fine)
- Decimation ratio (from 4 to 32 in coarse, 32 to 2048 in fine)





9.2 NCO/PA settings

On the NCO/PA settings tab are represented all the possible NCO settings. Since the fast frequency hopping can use up to 8 settings for the 4 channels, 32 initial phase and frequency values can be configured:



In the bottom part, a control can be used to set all the settings to a specific value (for the phase and/or the frequency). At its right are displayed the corresponding raw values that will be written to the registers (2 registers, LSB and MSB, used for both the phase and frequency):



As mentioned in the bottom left part, if the frequency hopping is set to the coherent hop mode, it will rely on four phase accumulators that use the first four NCO settings.

9.3 Fast Frequency Hoping

Below is shown the Fast Frequency Hoping (FFH) tab content:



9.3.1 IOs commands

To use the FFH, it is first required to activate the GPIO clock (either at 50 or 100 MHz). A LED turns green to validate that the clock has been successfully received by the FPGA.

Then, the IO enable control can be activated and the phase mode can be set to "reset/continuous" or "coherent":

Activate GPIO CLK 🗹 🥥	100 MHz
	Phase_mode
IO Enable 🗹	reset/continuous

The diagram on the right illustrates the signals that are sent on the GPIOs depending on the kind of hop (Load) and the NCO/PA settings zone desired for each channel. The example below shows a RTZ hop with channel 0 using settings 3, channel 1 using settings 2, channel 2 using settings 1 and channel 3 using settings 0:

Activate GPIO CLK 🗹 🧿 🚔 100 MHz	1		_	_	_	_	_	_	-	_	_	_	_
IO Enable V reset/continuous	CLK	1 0 Start		Load		1 0		1 0 CH1		1 0 CH2		снз)
	GPIO 1			1				0		1		0	LSB
Settings (Load, channels)	GPIO 2				1				L		0		
	GPIO 3		1						0				
Start	0) 5n	10n	15n	20n	25n	30n	35n	40n	45n	50n	55n	60n
Delay IO 0	Uncond	litionnal l	PA reset	7		3		2		1		0	

Pressing the button "start" will trigger the FPGA to send the GPIOs signals to the dedicated ADC pins. The LED beside will turn green to validate a correct hop (it checks if the status registers indicating the zones in use per channel correspond to the required ones).



9.3.2 NCO/PA Settings in use

On the right are displayed the settings index and phase/frequency values currently in use for each channel, NCO settings in case of reset/continuous hops, PA settings for coherent hops.



The settings can be modified directly on the control and the full list on the NCO/PA settings tab will then be updated.

9.3.3 Spectrum overview

The spectrum overview tab pictures the channel settings in use on the Nyquist zone by displaying their position and width from their NCO frequency and decimation factor.

In addition, clicking on the "Update real spectrum" button will trigger an acquisition in real mode to precisely know which frequency content will be acquired relatively to the channels settings (the complex mode previously in use is programmed again after the real mode acquisition). The number of points to be acquired can be changed depending on the requirements in term of noise floor level. It is preferable to not exceed 64k points to avoid slow down due to the high number of points display.

It is also possible to directly change the channel position by grabbing the channel center dotted line and moving it on another frequency in the Nyquist zone. The "settings in use" frequencies will then be updated accordingly. The next plot shows the results of an acquisition, using an input frequency at 2.5 GHz with the DDC configuration set to four channels with a 64 decimation ratio and different NCO frequency settings :



9.4 <u>Beamforming</u>

The beamforming tab gives access to the corresponding delay and gain settings :

Integer delays (samples)	Fractional delays (samples)	Gain control
Coarse 0 w 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	Coarse 0 m -0.5 -0.4 -0.2 0 0.2 0.4 0.5	Coarse 0 w 0 0.2 0.4 0.5 0.8 1 1.2 1.4 1.55
Fine 1 d 0	Fine 1 d 0	Fine 1 d 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	-0.5 -0.4 -0.2 0 0.2 0.4 0.5	0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.65
Fine 2 d 0	Fine 2 d 0 w	Fine 2 d 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	-0.5 -0.4 -0.2 0 0.2 0.4 0.5	0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.65
Fine 3 d 0	Fine 3 d 0	Fine 3 d 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	-0.5 -0.4 -0.2 0 0.2 0.4 0.5	0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.65
Fine 4 d 0 💌	Fine 4 d 0 🖤	Fine 4 d 0
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15	-0.5 -0.4 -0.2 0 0.2 0.4 0.5	0 0.2 0.4 0.6 0.8 1 1.2 1.4 1.65

The gain varies from 0 to 1.65 and there are two kinds of delays: the integer delays will add from 0 to 15 Tclock to a channel while the fractional delay is based on a farrow filter to add from -0.5 to 0.5 Tclock.

At the bottom part are displayed several calculations that can be useful for a proper delays configuration. Below is an example for Fclock=12.8 GHz, a NCO frequency at 3 GHz and a desired delay of 140 ps :



Teledyne e2v

ML2.0 - Limited release. Can be shared without NDA. This document is not allowed for release into the public domain. Copyright Teledyne e2v. Page 20



The 140 ps delay corresponds to 1.792 clock period which can be expressed into 2 integer delays and -0.208 fractional delay.

Consequently, those values must be set to the corresponding controls. In addition, the NCO initial phase has to be shifted to account for the fractional delay. In this example, the phase shift to be applied is equal to 342,163° as displayed in the bottom part.

9.5 IQ display and acquisition

To display and acquire IQ data in complex modes, click on "IQ display and acquisition" button:



The acquisition can be performed in single (left) or continuous (middle) mode. The button stop (right) is used to stop a continuous acquisition:



In the bottom right are displayed the IQ data for each channel in the form of a IQ plot. On the top right, on the tab "sample", the IQ are plotted as waveforms (for each I, Q and channels). On the tab "FFT" are represented the spectra of each channel.





TELEDYNE C2V Semiconductors

It is also possible to export the IQ data of all channels by pressing the "Export IQ data to Excel" button :





10 Debug window

To read/write values in the different registers, click on the "Debug" icon in the main screen:

EV10AS940 Demo Kit FMC	Temp DUT ctrl Acquisition Debug	Quit ol
n here	Connection status Board Connected	
Address	μC COM_ COM_Timeout	Errors
Value 0000	Target Device ↓C_Error ↓C_Error_Descr ErrorCode ErrorDescr	

First, select the device and enter the address of the register in hexadecimal format :

- If you want to read a register, click on the "Read" button and look at the value in the "Value" control.
- If you want to write a value in a register, enter the value in the "Value" control and then click on the "Write" button.



11 Advanced settings

Click on the "Advanced" button:



Here you can modify the parameters of the TH and the SDA:

- CAPACAL 1, CAPACAL 2 and BOOST: to improve performances like SFDR at high Fin, especially above 20-25 GHz
- STB_CLK, STB_TH: standby mode, to be left untouched.
- TBIAS1 and TBIAS0: internal biasing, to be left untouched.
- SDA (or TDA): Timer Delay Adjust, register 0x1076, optimal value found to be 2 (6 by default)

If you have modified the SDA (for example if you did the Init sequence), click on "Refresh" to update the display of the parameters:





12 Quick startup

Here is a summary of the steps required to quicky perform an acquisition in real mode with the ADC configured in its optimal settings:





TELEDYNE e2V



13 Windows overview

Here is an overview of the different windows of the GUI with their description below:





ML2.0 - Limited release. Can be shared without NDA. This document is not allowed for release into the public domain. Copyright Teledyne e2v. Page 27



14 Troubleshooting

- Connection with the board not possible:
 - Check the USB connection
 - \circ Press the μ C reset button on the board
 - o Restart the GUI or disconnect/reconnect the board by clicking on the board icon in the main GUI window
- Curve of the internal temperature sensor stay at a fixed value :
 - Check that the clock source is wired
- HSSL synchronization not possible:
 - If serial links are not connected or both QPLL are not locked, check if frequency clock on your generators are the same as those put in the GUI
 - o If Flag A and/or Flag B are red, press SYNC again until Flag A and Flag B are green.
- Spectrum with degraded performances:
 - Restart the init sequence and check the total calibration coefficients. applied (sometimes when conditions change (for example if Fin change) the calibration saturates, so in this case it is necessary to disable and enable again the background calibration)
 - Check Fin ≠ n*Fclk/64 (Fin ≠ n*200 MHz for Fclk = 12.8 GHz) when Background calibration is enabled, or switch to the Local Factory calibration thanks to the "Background to local" button



IMPORTANT NOTICE

Teledyne e2v provides technical and reliability data, including datasheets, design resources, application and other recommendations ("Resources") "as is" at the date of its disclosure. All Teledyne e2v Resources are subject to change without notice to improve reliability, function or design, or otherwise.

These Resources are intended for skilled developers designing with Teledyne e2v products. You are solely responsible for a. selecting the appropriate Teledyne e2v products for your application, b. designing, validating and testing your application, and c. ensuring your application meets applicable standards, and any other safety, security, or other requirements.

Teledyne e2v makes no warranty, representation or guarantee regarding the suitability of these Resources for any particular purpose, or the continuing production of any of its products. Teledyne e2v grants you permission to use these Resources only for the development of an application that uses the Teledyne e2v products described in the Resource. Other reproduction and display of these Resources are not permitted. No license, express or implied, to Teledyne e2vintellectual property right or to any third party intellectual property right is granted by this document or by the conduct of Teledyne e2v.

To the maximum extent permitted by law, Teledyne e2v disclaims (i) any and all liability for any errors, inaccuracies or incompleteness contained in these Resources, or arising out of the application of or use of these Resources, and (ii) any and all express or implied warranties, including those of merchantability, fitness for a particular purpose or non-infringement of intellectual property rights. You shall fully indemnify Teledyne e2v against, any claims, damages, costs, losses, and liabilities arising out of your application of or use of these Resources.

Teledyne e2v's acceptance of any products purchase orders is expressly conditioned upon your assent to Teledyne e2v's General Terms and Conditions of Sale which are stated in any Teledyne e2v's offer and can be found at www.teledyne-e2v offer and can be found at www.teledyne-e2v.com/about-us/terms-and-conditions/.

The provision of these Resources by Teledyne e2v does not expand or otherwise alter Teledyne e2v's applicable warranties or warranty disclaimers for Teledyne e2v products.

Mailing Address: Teledyne e2v Semiconductors SAS, Avenue de Rochepleine, 38120 Saint Egrève, France. Telephone: +33 4 76 58 30 00 e-mail: <u>gre-hotline-bdc@teledyne.com</u> Copyright © 2022, Teledyne e2v Semiconductors SAS